


ML4335 Quad Latch (Open Collector)

Legacy Device: Motorola MC4335



Two 5.0 k ohm pullup resistors are internally connected to V_{CC} and brought out on pins 9 and 13.


This monolithic device consists of four latch circuits with open collector outputs common Strobe input, and output enable input. The output of each latch will follow the data input when the Strobe input is in a logical "1" state. When the Strobe is in a logical "0" state, the latch will store the logic state of the data input just prior to the change of the Strobe from a "1" level to a "0" level.


The open collector outputs make this device useful for bussing or wire ORing outputs together. Two 5.0 k ohm resistor are available in the package to provide the passive pullup function in wired–OR or bussed operation. The output enable is useful where it is desirable to gate information out of the latches according to a predetermined timing scheme.

Input Loading Factor (MTTL 1 Loads):								
Data Input (Strobe	High) –	4335 = 4.2						
Data Input (Strobe	Low) –	4335 = 1.1						
Output Enable –	4335 =	4.0						

Output Loading Factor (TTL 1 Loads): 4335 = 7 (10L = 9.3 mAdc)

Total Power Dissipation = 140 mW typ/pkg Propegation Delay Time - 25 ns typ






100 ns N O


~

VOLTAGE WAVEFORMS


Strobe Input




Data Inputs



Enable Inputs



SWITCHING TIME TEST CIRCUIT



Two pulse generators are re-quired and must be slaved to provide the waveforms shown.

RL value given in Switching Time Test Procedures table.

 C_T = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

High impedance probes (>1.0 Megohm) must be used.

TEST		PIN UNDER TEST (In/Out)	INPUT		OUTPUT	RL	LIMITS (ns)	
			Pin 1 D0	Pin 2 Strobe	Pin 6 Enable	Pin 14 D0	Ohms 4335	Max 4335
	SYMBOL							
Strobe Propagation Delay	^t pd+1	2/14	т	S	2.4 V	U	510	25
	tpd-1	2/14	т	S	2.4 V	U	510	40
	¹ pd+2	2/14	т	S	2.4 V	U	5.0 k	50
	¹ pd-2	2/14	т	S	2.4 V	U	5.0 k	34
Rise Time	t+	14	т	S	2.4 V	U	510 or	0.3 RC
							5.0 K	
Fall Time	t-	14	т	S	2.4 V	U	610	9.0
Data Propagation Delay	tpd+3	1/14	v	2.4 V	2.4 V	w	510	20
	tpd-3	1/14	v	2.4 V	2.4 V	w	610	30
	tpd+4	1/14	v	2.4 V	2.4 V	w	5.0 K	50
V	tpd-4	1/14	v	2.4 V	2.4 V	W	5.0 K	25
Enable Propagation Delay tpd+3 tpd-3 tpd+4 tpd-4	tpd+3	1/14	×	2.4 V	Y	Z	510	20
	¹ pd-3	1/14	×	2.4 V	Y	Z	510	30
	tpd+4	1/14	X	2.4 V	¥.	Z	5.0 k	50
	1/14	×	2.4 V	Y	Z	5.0 k	25	
Minimum Strobe Enable	-	1/14	тФ	1.8 V	2.4 V	0	6.0 k	3
Maximum Strobe Inhibit	-	1/14	тФ	1.0 V	2.4 V	3	5.0 k	3

SWITCHING TIME TEST PROCEDURES (TA = 25°C) (Letters shown in test columns refer to waveforms.)

 \bigoplus Pulse T conditions changed: VL = 1.0 V, VH = 1.8 V

Output shall follow data input.

Output shall not toggie.

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.